| .. |
|
Kconfig
|
clk: meson: S4: select CONFIG_COMMON_CLK_MESON_CLKC_UTILS
|
2023-10-23 14:54:35 +02:00 |
|
Makefile
|
clk: meson: S4: add support for Amlogic S4 SoC peripheral clock controller
|
2023-09-27 11:01:03 +02:00 |
|
a1-peripherals.c
|
Merge branches 'clk-versa', 'clk-strdup', 'clk-amlogic', 'clk-allwinner' and 'clk-rockchip' into clk-next
|
2023-08-30 14:38:19 -07:00 |
|
a1-peripherals.h
|
clk: meson: a1: move bindings include to main driver
|
2023-08-08 16:06:17 +02:00 |
|
a1-pll.c
|
Merge branches 'clk-versa', 'clk-strdup', 'clk-amlogic', 'clk-allwinner' and 'clk-rockchip' into clk-next
|
2023-08-30 14:38:19 -07:00 |
|
a1-pll.h
|
clk: meson: a1: move bindings include to main driver
|
2023-08-08 16:06:17 +02:00 |
|
axg-aoclk.c
|
clk: meson: aoclk: move bindings include to main driver
|
2023-08-08 16:06:17 +02:00 |
|
axg-audio.c
|
Merge branches 'clk-versa', 'clk-strdup', 'clk-amlogic', 'clk-allwinner' and 'clk-rockchip' into clk-next
|
2023-08-30 14:38:19 -07:00 |
|
axg-audio.h
|
clk: meson: axg-audio: move bindings include to main driver
|
2023-08-08 16:06:17 +02:00 |
|
axg.c
|
clk: meson: Add missing clocks to axg_clk_regmaps
|
2024-02-05 10:06:21 +01:00 |
|
axg.h
|
clk: meson: eeclk: move bindings include to main driver
|
2023-08-08 16:06:17 +02:00 |
|
clk-cpu-dyndiv.c
|
clk: meson: clk-cpu-dyndiv: switch from .round_rate to .determine_rate
|
2023-01-13 15:14:12 +01:00 |
|
clk-cpu-dyndiv.h
|
…
|
|
|
clk-dualdiv.c
|
clk: meson: dualdiv: switch from .round_rate to .determine_rate
|
2023-01-13 15:14:12 +01:00 |
|
clk-dualdiv.h
|
…
|
|
|
clk-mpll.c
|
clk: meson: mpll: Switch from .round_rate to .determine_rate
|
2023-01-13 15:14:12 +01:00 |
|
clk-mpll.h
|
…
|
|
|
clk-phase.c
|
…
|
|
|
clk-phase.h
|
…
|
|
|
clk-pll.c
|
clk: meson: change usleep_range() to udelay() for atomic context
|
2023-07-11 11:35:42 +02:00 |
|
clk-pll.h
|
clk: meson: introduce new pll power-on sequence for A1 SoC family
|
2023-05-30 17:53:00 +02:00 |
|
clk-regmap.c
|
clk: meson: regmap: switch to determine_rate for the dividers
|
2021-06-30 11:37:02 -07:00 |
|
clk-regmap.h
|
…
|
|
|
g12a-aoclk.c
|
clk: meson: aoclk: move bindings include to main driver
|
2023-08-08 16:06:17 +02:00 |
|
g12a.c
|
clk: meson: g12a: add CSI & ISP gates clocks
|
2023-11-24 18:08:48 +01:00 |
|
g12a.h
|
clk: meson: g12a: add MIPI ISP clocks
|
2023-11-24 18:08:48 +01:00 |
|
gxbb-aoclk.c
|
clk: meson: aoclk: move bindings include to main driver
|
2023-08-08 16:06:17 +02:00 |
|
gxbb.c
|
Merge branches 'clk-versa', 'clk-strdup', 'clk-amlogic', 'clk-allwinner' and 'clk-rockchip' into clk-next
|
2023-08-30 14:38:19 -07:00 |
|
gxbb.h
|
clk: meson: eeclk: move bindings include to main driver
|
2023-08-08 16:06:17 +02:00 |
|
meson-aoclk.c
|
Merge branches 'clk-versa', 'clk-strdup', 'clk-amlogic', 'clk-allwinner' and 'clk-rockchip' into clk-next
|
2023-08-30 14:38:19 -07:00 |
|
meson-aoclk.h
|
clk: meson: migrate meson-aoclk out of hw_onecell_data to drop NR_CLKS
|
2023-08-08 16:06:16 +02:00 |
|
meson-clkc-utils.c
|
clk: meson: introduce meson-clkc-utils
|
2023-08-08 16:06:16 +02:00 |
|
meson-clkc-utils.h
|
clk: meson: introduce meson-clkc-utils
|
2023-08-08 16:06:16 +02:00 |
|
meson-eeclk.c
|
Merge branches 'clk-versa', 'clk-strdup', 'clk-amlogic', 'clk-allwinner' and 'clk-rockchip' into clk-next
|
2023-08-30 14:38:19 -07:00 |
|
meson-eeclk.h
|
clk: meson: migrate meson-eeclk out of hw_onecell_data to drop NR_CLKS
|
2023-08-08 16:06:16 +02:00 |
|
meson8-ddr.c
|
…
|
|
|
meson8b.c
|
clk: meson: meson8b: move bindings include to main driver
|
2023-08-08 16:06:17 +02:00 |
|
meson8b.h
|
clk: meson: meson8b: move bindings include to main driver
|
2023-08-08 16:06:17 +02:00 |
|
parm.h
|
…
|
|
|
s4-peripherals.c
|
clk: meson: S4: add support for Amlogic S4 SoC peripheral clock controller
|
2023-09-27 11:01:03 +02:00 |
|
s4-peripherals.h
|
clk: meson: S4: add support for Amlogic S4 SoC peripheral clock controller
|
2023-09-27 11:01:03 +02:00 |
|
s4-pll.c
|
clk: meson: S4: add support for Amlogic S4 SoC PLL clock driver
|
2023-09-27 10:54:24 +02:00 |
|
s4-pll.h
|
clk: meson: S4: add support for Amlogic S4 SoC PLL clock driver
|
2023-09-27 10:54:24 +02:00 |
|
sclk-div.c
|
clk: meson: sclk-div: switch from .round_rate to .determine_rate
|
2023-01-13 15:14:12 +01:00 |
|
sclk-div.h
|
…
|
|
|
vid-pll-div.c
|
…
|
|
|
vid-pll-div.h
|
…
|
|
ba535bce57