e77c232cfc
__do_IRQ() is needed only by irq handlers that can't use default handlers defined in kernel/irq/chip.c. For others platforms there's no need to compile this function since it won't be used. For those platforms this patch defines GENERIC_HARDIRQS_NO__DO_IRQ symbol which is used exactly for this purpose. Futhermore for platforms which do not use __do_IRQ(), end() method which is part of the 'irq_chip' structure is not used. This patch simply removes this method in this case. Signed-off-by: Franck Bui-Huu <fbuihuu@gmail.com> Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
159 lines
3.9 KiB
C
159 lines
3.9 KiB
C
/*
|
|
* arch/mips/emma2rh/markeins/irq_markeins.c
|
|
* This file defines the irq handler for Mark-eins.
|
|
*
|
|
* Copyright (C) NEC Electronics Corporation 2004-2006
|
|
*
|
|
* This file is based on the arch/mips/ddb5xxx/ddb5477/irq_5477.c
|
|
*
|
|
* Copyright 2001 MontaVista Software Inc.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
|
*/
|
|
#include <linux/interrupt.h>
|
|
#include <linux/irq.h>
|
|
#include <linux/types.h>
|
|
#include <linux/ptrace.h>
|
|
|
|
#include <asm/debug.h>
|
|
#include <asm/emma2rh/emma2rh.h>
|
|
|
|
static int emma2rh_sw_irq_base = -1;
|
|
static int emma2rh_gpio_irq_base = -1;
|
|
|
|
void ll_emma2rh_sw_irq_enable(int reg);
|
|
void ll_emma2rh_sw_irq_disable(int reg);
|
|
void ll_emma2rh_gpio_irq_enable(int reg);
|
|
void ll_emma2rh_gpio_irq_disable(int reg);
|
|
|
|
static void emma2rh_sw_irq_enable(unsigned int irq)
|
|
{
|
|
ll_emma2rh_sw_irq_enable(irq - emma2rh_sw_irq_base);
|
|
}
|
|
|
|
static void emma2rh_sw_irq_disable(unsigned int irq)
|
|
{
|
|
ll_emma2rh_sw_irq_disable(irq - emma2rh_sw_irq_base);
|
|
}
|
|
|
|
struct irq_chip emma2rh_sw_irq_controller = {
|
|
.typename = "emma2rh_sw_irq",
|
|
.ack = emma2rh_sw_irq_disable,
|
|
.mask = emma2rh_sw_irq_disable,
|
|
.mask_ack = emma2rh_sw_irq_disable,
|
|
.unmask = emma2rh_sw_irq_enable,
|
|
};
|
|
|
|
void emma2rh_sw_irq_init(u32 irq_base)
|
|
{
|
|
u32 i;
|
|
|
|
for (i = irq_base; i < irq_base + NUM_EMMA2RH_IRQ_SW; i++)
|
|
set_irq_chip_and_handler(i, &emma2rh_sw_irq_controller,
|
|
handle_level_irq);
|
|
|
|
emma2rh_sw_irq_base = irq_base;
|
|
}
|
|
|
|
void ll_emma2rh_sw_irq_enable(int irq)
|
|
{
|
|
u32 reg;
|
|
|
|
db_assert(irq >= 0);
|
|
db_assert(irq < NUM_EMMA2RH_IRQ_SW);
|
|
|
|
reg = emma2rh_in32(EMMA2RH_BHIF_SW_INT_EN);
|
|
reg |= 1 << irq;
|
|
emma2rh_out32(EMMA2RH_BHIF_SW_INT_EN, reg);
|
|
}
|
|
|
|
void ll_emma2rh_sw_irq_disable(int irq)
|
|
{
|
|
u32 reg;
|
|
|
|
db_assert(irq >= 0);
|
|
db_assert(irq < 32);
|
|
|
|
reg = emma2rh_in32(EMMA2RH_BHIF_SW_INT_EN);
|
|
reg &= ~(1 << irq);
|
|
emma2rh_out32(EMMA2RH_BHIF_SW_INT_EN, reg);
|
|
}
|
|
|
|
static void emma2rh_gpio_irq_enable(unsigned int irq)
|
|
{
|
|
ll_emma2rh_gpio_irq_enable(irq - emma2rh_gpio_irq_base);
|
|
}
|
|
|
|
static void emma2rh_gpio_irq_disable(unsigned int irq)
|
|
{
|
|
ll_emma2rh_gpio_irq_disable(irq - emma2rh_gpio_irq_base);
|
|
}
|
|
|
|
static void emma2rh_gpio_irq_ack(unsigned int irq)
|
|
{
|
|
irq -= emma2rh_gpio_irq_base;
|
|
emma2rh_out32(EMMA2RH_GPIO_INT_ST, ~(1 << irq));
|
|
ll_emma2rh_gpio_irq_disable(irq);
|
|
}
|
|
|
|
static void emma2rh_gpio_irq_end(unsigned int irq)
|
|
{
|
|
if (!(irq_desc[irq].status & (IRQ_DISABLED | IRQ_INPROGRESS)))
|
|
ll_emma2rh_gpio_irq_enable(irq - emma2rh_gpio_irq_base);
|
|
}
|
|
|
|
struct irq_chip emma2rh_gpio_irq_controller = {
|
|
.typename = "emma2rh_gpio_irq",
|
|
.ack = emma2rh_gpio_irq_ack,
|
|
.mask = emma2rh_gpio_irq_disable,
|
|
.mask_ack = emma2rh_gpio_irq_ack,
|
|
.unmask = emma2rh_gpio_irq_enable,
|
|
.end = emma2rh_gpio_irq_end,
|
|
};
|
|
|
|
void emma2rh_gpio_irq_init(u32 irq_base)
|
|
{
|
|
u32 i;
|
|
|
|
for (i = irq_base; i < irq_base + NUM_EMMA2RH_IRQ_GPIO; i++)
|
|
set_irq_chip(i, &emma2rh_gpio_irq_controller);
|
|
|
|
emma2rh_gpio_irq_base = irq_base;
|
|
}
|
|
|
|
void ll_emma2rh_gpio_irq_enable(int irq)
|
|
{
|
|
u32 reg;
|
|
|
|
db_assert(irq >= 0);
|
|
db_assert(irq < NUM_EMMA2RH_IRQ_GPIO);
|
|
|
|
reg = emma2rh_in32(EMMA2RH_GPIO_INT_MASK);
|
|
reg |= 1 << irq;
|
|
emma2rh_out32(EMMA2RH_GPIO_INT_MASK, reg);
|
|
}
|
|
|
|
void ll_emma2rh_gpio_irq_disable(int irq)
|
|
{
|
|
u32 reg;
|
|
|
|
db_assert(irq >= 0);
|
|
db_assert(irq < NUM_EMMA2RH_IRQ_GPIO);
|
|
|
|
reg = emma2rh_in32(EMMA2RH_GPIO_INT_MASK);
|
|
reg &= ~(1 << irq);
|
|
emma2rh_out32(EMMA2RH_GPIO_INT_MASK, reg);
|
|
}
|