8d20a541b0
Patches to support SMP. * Each CPU has its own current_pgd. * flush_tlb_range is implemented as flush_tlb_mm. * Atomic operations implemented with spinlocks. * Semaphores implemented with spinlocks. Signed-off-by: Mikael Starvik <starvik@axis.com> Signed-off-by: Andrew Morton <akpm@osdl.org> Signed-off-by: Linus Torvalds <torvalds@osdl.org>
25 lines
741 B
C
25 lines
741 B
C
#ifndef __CRIS_MMU_CONTEXT_H
|
|
#define __CRIS_MMU_CONTEXT_H
|
|
|
|
extern int init_new_context(struct task_struct *tsk, struct mm_struct *mm);
|
|
extern void get_mmu_context(struct mm_struct *mm);
|
|
extern void destroy_context(struct mm_struct *mm);
|
|
extern void switch_mm(struct mm_struct *prev, struct mm_struct *next,
|
|
struct task_struct *tsk);
|
|
|
|
#define deactivate_mm(tsk,mm) do { } while (0)
|
|
|
|
#define activate_mm(prev,next) switch_mm((prev),(next),NULL)
|
|
|
|
/* current active pgd - this is similar to other processors pgd
|
|
* registers like cr3 on the i386
|
|
*/
|
|
|
|
extern volatile DEFINE_PER_CPU(pgd_t *,current_pgd); /* defined in arch/cris/mm/fault.c */
|
|
|
|
static inline void enter_lazy_tlb(struct mm_struct *mm, struct task_struct *tsk)
|
|
{
|
|
}
|
|
|
|
#endif
|