2006-10-04 05:16:59 -04:00
|
|
|
#ifndef LINUX_MSI_H
|
|
|
|
#define LINUX_MSI_H
|
|
|
|
|
2007-04-05 03:19:10 -04:00
|
|
|
#include <linux/list.h>
|
|
|
|
|
2006-10-04 05:16:59 -04:00
|
|
|
struct msi_msg {
|
|
|
|
u32 address_lo; /* low 32 bits of msi message address */
|
|
|
|
u32 address_hi; /* high 32 bits of msi message address */
|
|
|
|
u32 data; /* 16 bits of msi message data */
|
|
|
|
};
|
|
|
|
|
2007-01-17 23:50:05 -05:00
|
|
|
/* Helper functions */
|
2006-10-04 05:16:59 -04:00
|
|
|
extern void mask_msi_irq(unsigned int irq);
|
|
|
|
extern void unmask_msi_irq(unsigned int irq);
|
|
|
|
extern void read_msi_msg(unsigned int irq, struct msi_msg *msg);
|
|
|
|
extern void write_msi_msg(unsigned int irq, struct msi_msg *msg);
|
|
|
|
|
|
|
|
struct msi_desc {
|
|
|
|
struct {
|
|
|
|
__u8 type : 5; /* {0: unused, 5h:MSI, 11h:MSI-X} */
|
|
|
|
__u8 maskbit : 1; /* mask-pending bit supported ? */
|
2007-03-08 15:04:57 -05:00
|
|
|
__u8 masked : 1;
|
2006-10-04 05:16:59 -04:00
|
|
|
__u8 is_64 : 1; /* Address size: 0=32bit 1=64bit */
|
|
|
|
__u8 pos; /* Location of the msi capability */
|
|
|
|
__u16 entry_nr; /* specific enabled entry */
|
|
|
|
unsigned default_irq; /* default pre-assigned irq */
|
|
|
|
}msi_attrib;
|
|
|
|
|
2007-04-05 03:19:10 -04:00
|
|
|
unsigned int irq;
|
|
|
|
struct list_head list;
|
2006-10-04 05:16:59 -04:00
|
|
|
|
|
|
|
void __iomem *mask_base;
|
|
|
|
struct pci_dev *dev;
|
|
|
|
|
2007-03-08 15:04:57 -05:00
|
|
|
/* Last set MSI message */
|
|
|
|
struct msi_msg msg;
|
2006-10-04 05:16:59 -04:00
|
|
|
};
|
|
|
|
|
|
|
|
/*
|
|
|
|
* The arch hook for setup up msi irqs
|
|
|
|
*/
|
2007-01-28 14:56:37 -05:00
|
|
|
int arch_setup_msi_irq(struct pci_dev *dev, struct msi_desc *desc);
|
2006-10-04 05:16:59 -04:00
|
|
|
void arch_teardown_msi_irq(unsigned int irq);
|
2007-04-05 03:19:08 -04:00
|
|
|
extern int arch_msi_check_device(struct pci_dev* dev, int nvec, int type);
|
2006-10-04 05:16:59 -04:00
|
|
|
|
|
|
|
|
|
|
|
#endif /* LINUX_MSI_H */
|